Abstract-Reuse methodologies are now widely used to design digital circuits. They are based on the concept of intellectual property (IP), or virtual block of computing, characterized by a behavioral model, synthesizable or not. The design reuse for analog integrated systems is much less natural and less standardized. This paper addresses the issue of an analog design flow based on reuse, focusing on three key issues: the formal content of the IP block, the design of a reusable analog IP, and the organization of a design flow centered on an IP library. After a conceptual overview, this paper presents the methodological principles and details examples with a tutorial intention. The objective is to guide the designer involved in the process of developing analog IPs and corresponding design flow. This method is inspired by platform-based design and adapted here on an original case study: the design of full-custom neuromimetic integrated circuits, built from specific analog computational blocks. The development of reusable IPs represents an additional effort, mainly for behavioral modeling and characterization. Nevertheless, the steps illustrated in this case study show that the extra time provides a definite advantage to future design projects.
on the physical implementation; at the opposite, hard IPs are optimized for a specific application, on a target technology, consequently they have a predictable behavior.
Moreover, digital design flow is much more automated than the analog one. Digital design profits from standardized tools and methods that allow automatic synthesis. While the trend over the past years has been to integrate both digital and analog circuits into the same chip, the analog part is always the most costly in terms of design effort. Fig. 1 was extracted from a report on design topic of International Technology Roadmap for Semiconductors (ITRS) [3] . It illustrates the traditional V-cycle of system design, from specification to layout, with intermediate abstraction levels called behavioral and circuit levels. The top-down way is known as synthesis flow and the bottom-up way as verification flow. This compact picture summarizes the maturity difference between digital and analog design flows and emphasizes future requirements for electronic design automation. For digital circuits there is a lack of methods and tools at the highest level of the hierarchy (executable specifications and whole system verification procedures for example); for analog circuits, complete solutions are rarely found at all levels of abstractions. Automation of the analog design process is still an open challenge, and reuse methodology is a predominant recommendation.
Important conceptual advances have been proposed in the last 20 years, with precursor works of [12] and [15] , resulting in effective software solutions. Our work was guided by these concepts and developments, and also took into account the specificities of neuromimetics circuits and systems. Our background material results from a 20-years experience in our research group in this field of neuromorphic engineering [4] , [5] . It consists, in particular, of a library of analog computation blocks used to design analog application specific integrated circuit (ASICs) that mimic the dynamics of biological neurons electrical activity [6] . Those blocks were initially described by their electrical schematic and physical layout. We name it the initial hard IP. Starting from this background material, we intended to build a dedicated design platform to automate the design of future neuromimetic ASICs. As demonstrated later, this context is very favorable to the development of a library of firm IPs, and finally the implementation of an IP-based design flow.
This paper is organized as follows. In Section II, a stateof-the-art review describes the main concepts and solutions regarding analog design synthesis, and points out issues related to IP reuse in the analog domain. Preliminary tasks for the implementation of the design flow are discussed in Section III. Then, we define our methodology in three points: the IP-package content (Section IV), the design of a reusable IP block (Section V), and the integration of an IP in the system design flow (Section VI). Concrete applications of the methodology are given in Section VII, through examples of design projects [4] .
II. State-of-the-Art Review: Background Concepts and Issues for Analog IP Reuse

A. Background Concepts for Analog Design Flow Automation
Before addressing the specifications of an analog IP-based design framework, let us overview the possible approaches to improve the analog design flow for VLSI and reach the automatic analog synthesis.
First, directly inspired from the success story of digital design using FPGAs, we would like to mention the field programmable analog array technology [7] . Its principle is very efficient for the rapid prototyping of state-of-the-art analog functions; it cannot yet be applied to our application domain, which requires very specific functional blocks.
Then, concerning analog ASIC design automation, the main problem is the optimization of one architecture or topology for a set of specifications. Two ways are then possible for this optimization: simulation-based [8] , [9] or knowledgebased. The first one sizes a given schematic by a closed-loop process with an optimizer, an analog simulator, and standard transistor models. The drawbacks are intensive simulations, CPU time, and the selection of the design parameters among a long list. Analog designers are generally more interested in knowledge-based optimization to keep control over the choice of parameters. This was also our choice. A review of knowledge-based synthesis tools can be found in [10] . In such an approach, the designer must identify: 1) a useful subset of design parameters in relation to the targeted performances; 2) the circuit equations; and 3) the sizing procedure.
The circuit equations are supposed to relate the performance parameters to the design parameters. This point is a nontrivial issue, which involves simplification algorithms and more or less insights into the circuit operation [11] [12] [13] . As explained in Section IV, our approach leads to multilevel modeling, starting from the ideal functional equation (given by neuroscientists in our case), with gradual refinement to behavioral equations. We use mainly the technique of userdefined equations and sometimes a simulation-based technique coupled with regression.
The circuit sizing process generally happens after topology selection. It starts from an unsized schematic and follows the designer's steps to set a sized schematic, responding to the specifications. Layout generation, as the final design step, is often a separate task and is rarely included in the sizing procedure [14] .
For a complex integrated circuit, up to the system level, a hierarchy of abstraction levels must be defined and the topdown or bottom-up design flows may be combined in different ways. One can propagate the constraints down starting from top-level to the schematic and layout [15] [16] [17] . Another solution is to merge top-down and bottom-up flows in a meetin-the-middle approach, which is the principle of platformbased design [18] , [19] . This method relies on a library of components, well characterized and abstracted in a set of models, used for a bottom-up phase. Then, the top-down phase consists of selecting the optimal component, according to some cost function, which satisfies all constraints.
Two main reasons justified our choice to build such a design platform. The first one is related to our specific application field of neuromimetic ASICs. Such devices require the use of nontraditional analog functional blocks, different from OTAs or OPAMPs. In addition, to ensure stability throughout longterm projects in this field, we could start from functional modules already identified and sized for previous projects [6] . So we did not question the sizing procedure from the beginning but rather decided to characterize the ability to reuse these blocks. In other words, the question was how to transform a library of hard IPs (schematic and layout) into a library of firm IPs, and how to implement an automated flow for further design projects.
B. What Kind of IP for an Analog Block?
The notion of analog IP for automation of analog design flow was the subject of numerous debates [20] [21] [22] [23] [24] .
The analog design flow should be identical to the digital one, but this is not the case yet. Of course, the initial context is different and the rules based on analog design are more difficult than Boole algebra. The designer has to challenge nonlinear functional relationships, technological parameters, and various second-order sensitivities [25] , [26] (temperature, noise, mismatch, and so on). Analog signal processing is more performing in terms of speed and power consumption, but its design is more difficult, closely linked to designer's knowledge. An analog block is designed for a specific application. Consequently, there is no consensus on the analog design processes and the primitive functions could be very different depending on cases: current or voltage design mode, bipolar or CMOS design, strong or weak inversion mode for CMOS transistors, and so on.
A clear definition of what should contain an analog IP is, therefore, the starting point for a productive, capable reusebased design framework for analog ICs. The three classes of digital IPs have been exposed in the introduction. Let us see, hereafter, the pertinence of this classification for the analog case.
1) Hard IP: Among the typical operators in analog design, we can find operational amplifiers, ADC and DAC convertors, PLLs, filters, voltage references, and RF modules. These blocks are usually optimized in consumption and area for one specific application: the natural trend in analog design is then hard IP. This type of IP was chosen in the guide of design and documentation steps by VSIA consortium in 2001 [27] .
In this case, technology migrations are solved by redesign instead of reuse.
2) Soft IP: What could be a soft-IP in analog design? We can describe in the HDL design language one analog block with the selected functionality. The issue is that there is currently no universal synthesis process that delivers a sized electrical schematic for one application. Furthermore, we first have to select a design mode (current mode, voltage mode), choose primitive functional blocks, and select one topology for each. One helping tool capable of enabling the designer to choose one topology among different possibilities would be a great step for the analog synthesis. Promising work about analog circuit sizing method using interval analysis could solve this issue [28] and allow selecting or deleting some topologies. Nevertheless, before creating this selection tool, a database should be built, with adequate documentation for each topology.
3) Firm IP: Between the soft and the hard IP, we find the firm IP that seems to be the best choice for analog design. It is a compromise between a fixed layout and a purely HDL description. It proposes a design based on electrical schematic, with enough tunable characteristics to be reusable for several applications.
C. State-of-the-Art Review
Questions arising from the development of an IP-based analog design flow can be illustrated in Fig. 2 . The IP library is the central point; it is filled by the analog IP design flow and it interacts with the system design flow. Then, the first task is to define the kind of information that should be embedded in the IP and in which format. After that, it is important to emphasize the design methodology of a reusable IP, because it differs from the design methodology of a one-shot circuit. The last point to consider is the reuse of an IP in the system design flow.
First, we propose to review how these three points have been addressed by the main contributions to the literature.
1) IP-Package Content: This point deals with the IP general information, including characteristic parameters, design knowledge, models, and description formats adapted to every step of the design flow (architecture simulation, sizing, verification, and layout).
O'Connor et al. [29] [30] [31] defined analog IP content as follows. Evaluation methodology allows the translation from physical to performance parameters. Extraction methodology allows the translation from simulations to performance parameters. Synthesis methodology allows the translation from performance to design parameters. Constraint distribution methodology formalizes the translation from IP to under-block specifications.
These relationships are built from the designer knowledge and the main challenge is to express it. This knowledge could be written in an analytical form with an approach based on experiences, or in a procedural form with an approach based on extensive simulations and optimization. This analog IP definition has been applied to amplifier circuits included in a chain of CMOS photo-reception and used to demonstrate the possibility of an automated hierarchical synthesis in the field of interconnection optical systems.
Second, Castro-Lopez et al. [17] , [32] defined an analog IP that contains a behavioral model, a sized schematic, and a layout. As this IP is developed for a specific technology, this definition is close to what we consider as hard IP.
Third, Hamour et al. [33] proposed an IP definition, including similar views: sized schematic, behavioral model, test bench model, but no layout.
Pimentel et al. [34] described the content of analog and mixed signal IPs: one IP could be divided into three parts: models (functional, behavioral, and structural), documents (basic information, user, creation and test guides, physical implementation, and models), and circuit schematics.
2) Design of One IP: This point is important for guiding the designer in the different development steps of a reusable block [35] . Analyzing the experience design to make it reusable is a complex task. In particular, formalizing the sizing process is a critical step.
Louërat et al. developed a tool named CAIRO+, which is a platform of analog IP reuse [36] , [37] . First, the designer has to describe his circuit into an electrical schematic, a set of sizing parameters, and a floor plan layout. CAIRO+ tool can make an automatic sizing and layout, depending on technological parameters, if the procedural sizing steps have been described beforehand. This task is assisted by a synthesis methodology developed in the dissertation of Iskander [10] .
3) Integration of an IP in the System Design Flow: What are the main issues related to this point? First, from the architecture exploration to the verification step, it is mandatory to manage different abstraction levels of the IP. Another point is the storage of IPs into a data base that could be queried according to an adequate exploration method.
Besides these questions, interesting approaches to firm IP hardening flow have been developed by two previously cited teams. With Louërat et al., the IP description in CAIRO+ is parametric and described into equations, then the hard IP is automated and need not optimization. Some examples are in the Nguyen-Tuong dissertation [14] . With O'Connor et al., the synthesis process is described with UML language, and it is included into the design platform (RUNE II) that contains simulation and optimization tools [38] .
Note that despite the general trend is to design a library of firm IPs, a specific adjustable functional component, the answers to the previous three main questions depend on the initial IP point of view. The method used to reach the desired firm IP differs in two ways: in some cases, the notion of firm IP is progressively derived from a soft IP view, while in other cases it is derived from an initial hard-IPs library. Our approach belongs to this second case. Indeed, our background material was a library of blocks listing three views: symbol, schematic, and layout. As explained in Section I, the issue here was to transform a library of hard IPs into a library of firm IPs. The critical points in the proposed process are: multilevel modeling, characterization of validity range to fit requested performances. We implemented a system design flow, based on the automated exploration of an IP database. We are now going to detail step by step the process methodology.
III. Preliminary Tasks to Establish
the Design Flow Preparatory tasks are required to structure and finally establish an IP-based design flow. The first one is to define the system hierarchy and the primitive blocks, which are associated with each level of this hierarchy. The second one is to define a set of typical specifications that constrain the circuit performances. This part will describe these preliminary issues, with examples taken from our application context of neuromorphic engineering.
A. Specific Context of Neuromorphic Engineering
The originality of that work relies on this particular application domain: the design of analog ASICs that are involved in neuromorphic systems. The goal of neuromorphic engineering is to develop integrated circuits and systems that emulate the electrical activity of biological neural networks. From the microelectronic point of view, one solution is to design analog ASICs for real-time computation of neurons' activity and to digitally control the connectivity between these neurons. We focus here on a series of analog ASICs that implement an electro-physiological neuron model, inspired from the Hodgkin-Huxley (HH) formalism [39] . They are typically used as hardware simulators in computational neurosciences in order to explore information coding and adaptation principles in the brain [40] .
This domain has appeared to be a favorable background to the development of a design flow based on IP-reuse. The main reason is that the bases of system hierarchy and design primitives have been clearly established, along successive design projects [5] . This point is finally similar to the reality of digital design and it should be the first requirement of the methodology: what is the system hierarchy and what are the primitives at each hierarchical level?
B. Design Primitives and System Hierarchy
The principle of the modular design of the neuromimetic ASICs has been already exposed in [6] . The architecture of one ASIC is based on the repetition of a small number of computation primitives, namely sigmoid, kinetic, power, output (see Fig. 3 ). One can consider them a first version of the IP blocks, on the form of hard IPs, which were realized on the AMS BiCMOS 0.35 μm process. Each of these elementary cells is an analog operator involved in the equations of the Hodgkin-Huxley formalism. These analog operators are then assembled to produce a so-called neuromimetic ASIC, capable of emulating, in real time, the dynamics of a small neuron's network. Fig. 4 . ASIC hierarchy and related neuronal computation blocks. Fig. 3 shows the correspondence between the mathematical function of the HH model and the analog cells that are used for its realization. Note the choice of a current mode design. V mem is the membrane potential of the neuron, while V offset and V slope are input voltages used to tune the neuron model parameters. τ is the kinetic of the activation/inactivation of ionic current. g max is the maximum conductance, and m and h represent the activation and inactivation terms, respectively. Dynamic functions describe the permeability of membrane channels to its specific ion. V equi is the ion-specific reverse potential and p and q are integers. m relaxes back toward its associated steady-state value m ∞ , which is a sigmoid function of V mem .
Starting from the previous basic operators, it is possible to construct the hierarchy of an integrated circuit that emulates a biologically realistic neural network; this hierarchy is described on Fig. 4 . The IP level corresponds to the recurrent computation blocks of Fig. 3 and the higher hierarchical levels of rank N+1 are simply structural descriptions using the primitive blocks of level N.
C. System Specifications and IP-Block Performances
The specifications of such a system are slightly nontypical, regarding the traditional analog design field. The neuroscientists interested in those systems want to fix the following.
1) The number of neurons defining the network: N (defined at system level). 2) The number and type of ionic channels considered for each neuron: Na conductance (sodium channel), K conductance (potassium channel), leak conductance (leak channel), and slow conductance (additive channel for calcium dependence) defined at macro-block level.
3) The number of synapses Ns for each neuron and their electrophysiological parameters: τ, V equi , and g max (defined at macro-block level). 4) The electrophysiological parameters of each ionic channel: V offset , V slope , τ, V equi , and g max (defined at block level and propagated to cell level). Let us note that for the Na conductance and slow conductance, the parameters V offset , V slope , and τ are duplicated because of two concurrent processes in the neurophysiology, named activation and inactivation.
A typical specifications set is given in Table I . It corresponds to a small circuit of two neurons: neuron 1 has three ionic channels (Na, K, leak) and Neuron 2 has one additive channel for calcium dependence (slow conductance).
Furthermore, the implemented neuron models must emulate a variety of biological neuron behaviors, thus the IP-blocks must be designed to guarantee a certain tuning range for the electrophysiological parameters. This constraint imposes that the IP-block functionality must be preserved while varying the electrophysiological parameters in the so-called validity ranges. Hence, the performances of the IP-blocks are quite nontypical and are given in terms of these validity ranges. For example, typical performances for sigmoid IP are given in Table II, for kinetic IP the time constant range has to be [τ, 50 τ], and for output IP the transconductance range [g max , 50 g max ].
After this introduction, required to efficiently prepare the implementation of an IP-based design flow, we will now consider in detail the three main points of the methodology. IV. Analog IP Package As explained in part II, our approach is to build firm IPs starting from hard IPs (only symbol, schematic, and layout) that have previously been designed and optimized for a given project. So the question is: how can we transform a hard IP into a firm IP? Based on our experience, combined with the proposed studies in the literature, it appears that the main properties required for a reusable IP are as follows: 1) ease of simulation at each level of abstraction of the system; 2) description of the design process; and 3) ability to resize the IP to deal with a technology migration or a change in specifications.
In our methodology, each firm IP we created has seven informative views that are described in Table III . The views symbol, schematic, and layout were already present in the hard IPs library. The new firm IP package contains additive description views that correspond to hierarchical abstraction models (connectical, functional, and behavioral). These models are developed by the designer, in a standard design language. In our case, we use the Verilog-A language [41] . In order to have a fluent design flow, all these views have the same terminals and the same symbol as the schematic. These views are useful for multilevel simulations especially in the verification phase of the design process. The functional view describes the ideal equations of the function to be implemented. The behavioral view is more detailed and contains refined equations that fit the circuit nonideal behavior [42] , [43] . The connectical view is an empty model used to verify that blocks are well connected, without any functional equations. It is used for the ultimate verifications, when the overall ASIC needs to be simulated.
To emphasize the reusability of one IP, we also add a last file, namely, the documentation view. This file finally collects the design expertise and contains data such as: 1) the performance and design parameters; 2) the design procedure and sizing algorithm (or how to link the performance parameters to the design parameters); 3) the characterization of the block with the objective of reuse (what are the performances, how to measure them, and how far the circuit functionality is stable regarding operational changes); 4) information that concerns the already designed layout view (technology, supply voltage, area, and cost). V. Design of a Reusable IP Design for reuse is not limited to the design and sizing of a one-shot circuit (hard IP case). An additional effort is required to obtain a firm IP; in our case, it is to express the design procedure to develop hierarchical models, to characterize the circuit, and to write the documentation file. This methodology is presented here using the example block sigmoid.
A. Design Procedure of One IP
The expression of design expertise is essential to make an IP reusable. The topology of the circuit being given, we must begin by identifying the performance parameters of the block (the parameters that are constrained by specifications) and the design parameters (those that can be adjusted in the design procedure), and then explain how the design parameters are linked to the performance parameters. Let us develop this point on the sigmoid block.
As mentioned in Fig. 3 , the mathematical function of the HH formalism to imitate is the following:
In practice, one chooses to represent the variable m 8 with a normalized current 2I 0 . The electrical functional equation becomes
The topology chosen to emulate this function is based on a differential pair that takes direct input voltages V mem and V offset . The slope control parameter V slope of the model is generated through a current-voltage converter, controlled by the K slope voltage [5] . The schematic view is given in Fig. 5 .
The first and second subblocks are finally described by the following functional equations:
Thus, the tuning of the V slope parameter is made using the following equation where U T is the thermal voltage (≈25 mV at 25°C):
We can extract the parameters needed for this design procedure. The performance parameters are V mem , V offset , V slope (or K slope that is linearly related to V slope ). The design parameters are R slope , R, r, and I 0 . The previous equations are used to connect those two sets of parameters using a method based on knowledge.
B. Multilevel Modeling of One IP
As explained previously, models are considered at three levels of abstraction and are written in Verilog-AMS. Using the example of the sigmoid block, the functional model reproduces the functional equations of the preceding paragraph, (3)-(5). For the behavioral model, the input and output impedances are included as well as nonideal effects. For instance, in this sigmoid block, we add the nonideal gain of the op-amp in the voltage-current converter, the unbalanced differential pairs, and the copy factor errors of current mirrors. All that nonideals characteristics are extracted from electrical simulations of schematic view.
The connectical view is at a higher abstraction level; it is a virtually empty block, simply being responsible for detecting defaults of connection between blocks. The principle consists of verifying that the voltages and currents applied to the block lie within a plausible range, and if so, the output is set to a nominal value, if not it is set to zero.
Simulations with multiple levels of abstraction are then very interesting to optimize the simulation time: some critical IPs can then be represented by their behavioral or even schematic view, while standard IPs may be represented by their functional or connectical view.
C. Characterization Procedure of an IP
The IP characterization is useful to define the performances of the cell. In the context of reuse, the question is also: under what conditions the unit may undergo a change in specifications?
We have previously seen that the performance parameters of the sigmoid block are V mem , V offset , and K slope input voltages. The IP has been sized once to ensure proper operation for precise values of these voltages. To what extend can the IP keep its functionality for a different set of values? To determine this, a systematic analysis was performed to extract the validity ranges of the performance parameters, i.e., the intervals of V mem , V offset , and K slope where the sigmoidal function is preserved. This paper is conducted by performing a series of simulations (AC, DC, transient, and Monte Carlo) with the initial hard IP already sized for a given set of specifications. The validity ranges of input voltages of sigmoid block have been previously given in Table II. This simply means that the IP sigmoid can be reused without modification in its design, provided that the specifications for V mem , V offset , and K slope are included in these intervals.
The documentation file includes the description of the characterization procedure, as well as the results of all simulations. To illustrate this, Fig. 7 shows the responses of the circuit (I sig ) to a DC voltage sweep of V mem for several values of V offset .
These responses are compared to the ideal response of the sigmoidal function (simulation with functional view) by measuring the mean square error.
The validity range for V offset is then determined so that this error does not exceed 5 × 10 −7 . Fig. 8 shows that bars 20 and 21 are outside the range (20 and 21 correspond, respectively, to V offset = 3.4 V and V offset = 3.5 V), thus the validity range for V offset is [1.5, 3 .3] V, as mentioned in Table II. To complete the IP characterization procedure, we evaluate the robustness of this validity range versus the technological fluctuations. We performed three Monte Carlo simulations using as input values, respectively, the middle, the upper bound, the lower bound of the parameters intervals (Table II) . Fig. 9 gives an illustration of the Monte Carlo simulation (100 samples) of the response of sigmoid IP (I sig ) for V offset = 1.5 V, lower bound of the preliminary validity range. If the distribution of I sig values results in more than 5% out of the interval [0.95*Targeted value, 1.05*Targeted value], we reduce the validity range of the used parameter (in Fig. 9, V offset ) . In that case, Monte Carlo simulation results show that 0% of I sig simulated values are out of the tolerance interval, and thus we do not modify the preliminary validity range (defined in Table II ).
VI. Implementation of an IP-Based ASIC
Design Flow The recurrent IP blocks have now been designed, modeled, and characterized using the approach described in the previous paragraph. Now the arising question is the organization of the IPs in a database that can be the hub of the design flow of an ASIC. In this part, the IP database implementation and exploration are addressed.
A. General Organization of the Flow
A typical flow chart is given in Fig. 10 . Once the ASIC specifications are known (see typical specifications of Table I ), functional models present in the database can be used to validate a first architecture by high-level simulations. The database is then queried to see if the IPs can be reused. If so, the different views contained in the IP package are retrieved for the final stages of the design. If not, we will see how characterization information can be used to readjust an existing IP.
B. Database Structure
IPs are gathered in a SQL database hosted on an Apache server [44] . Ten tables were needed to describe this database.
1) Definition of each IP: one table.
2) Link father-son between functions (hierarchical link between level N and level N − 1): one table, describing the hierarchy of the system. 3) Link father-son between IPs: three tables, one for each hierarchical level (cell, block, macroblock). 4) Number of IPs for a given function: one table. 5) Performance parameters' values of each IP: three tables, one for each hierarchical level (cell, block, macroblock). 6) Connection between different macroblocks that define the whole system: one table. This covers all information for one IP, including characterization and hierarchical data, to be able to implement an automatic top-down exploration. This database is included in an operating platform that transforms the specification (captured on a remote computer by the client) in requests (sent to the server machine designer). This required the use of PHP [45] , SQL [46] , and HTML and XML [47] .
Once the specifications have been entered in a web form, a PHP script extracts data from it, arranges them in a text file, and produces a report for the client. For the designer's point of view, the specification data are transformed into SQL requests that explore the database and a report is created.
C. Database Exploration Method
The most important criteria for the exploration of the database are: 1) the targeted technology, and 2) the desired specifications in the form of parameter values P spec , such as those of Table I : V offset , K slope , τ, V equi , g max . As explained previously, reusability of each of the IP is characterized by validity domains [P min , P max ] for the performance parameters V offset , K slope , V equi , g max . For the kinetics parameter, τ, it depends on an external capacitance value, connected to the kinetic block.
The exploration method is a top-down one, from the macroblock level to the cell level; an IP is selected if its performance validity domains can cover the targeted specifications, i.e., if
The database exploration algorithm is based on the principle illustrated by the chart of Fig. 11 . If we have different corresponding IPs, we take the closest to the specifications; we calculate, for each parameter, the distance between the specification and the middle of the validity range, named d
Then, we accumulate the total distance by adding the contribution of each parameter. It is logical to take the IP corresponding to the minimum total distance.
D. Results of the Exploration
As illustrated in Fig. 11 , when looking for one IP corresponding to given specifications, the answer can be: 1) one IP exists in the database; 2) no IP could be immediately found, but there is one IP whose performances are close to the specifications; 3) one IP corresponds to the specifications, but it was designed in another technology process. In case 1), the IP package is recovered by the designer. In cases 2) and 3), an aid for redesign is given. Case 2) will be illustrated in an example in the next part. In case 3), the issue results from the technology or the supply voltage, some guidelines we developed for a resizing methodology can help to fix the problem [48] , but that will not be detailed here.
At the final step, a diagnosis is returned and quantifies the possibility of reusing IPs for a new ASIC project. This is illustrated in Fig. 12 . In practice, this step is performed thanks to an XML file that summarizes the results of the exploration and allows generating an HTML page (not shown) of the diagnosis. In case of a successful exploration [previous case 1)], this page also indicates that the result of the automatic calculation of external capacitances (needed to obtain the desired t values) and details the IP content with related links to access more information.
VII. Examples of Use
The database automatic exploration process has been tested on many plausible specifications' sets. Here we propose two examples of the implemented design flow, each one corresponding to realistic design projects.
A. Design Project 1
For this first application, the objective is to design one neuromorphic ASIC, which is composed of five neurons: three are regular spiking neurons (RS neuron), one is a fast spiking neuron (FS neuron) and one is a slow conductance neuron (5c neuron) [49] . The initial specifications, defined in agreement with our biologist partners, are partially given in Table I of part III. This table summarizes the specifications of two of the five neurons.
As biological specifications are filled in, the designer chooses conversion factors (voltage and capacitance factors), as well as the targeted technology to transform biological specifications into electrical specifications.
In this favorable case of use, the diagnosis of reuse indicates a total success, i.e., all needed IPs have been found in the database. The exploration program takes less than 1 min to give the result in the form of five diagnosis tables. Then, the designer can quickly retrieve the system netlist, as well as all IP packages. At this step, the designer is able to perform different verifications through multilevel simulations of the entire ASIC. Fig. 12 . Screen snapshot of HTML diagnosis of reuse for a given ASIC design project. A green box means "the IP has been found with the desired specifications," a red box means "no IP has been found," and a white box represents a nonapplicable case. First, this diagnosis describes first the connection status to the database, the number of requested neurons, the chosen technology, and associated supply voltage. Second, it describes the result of the top-down database exploration. We see, in the example, that the macroblock FS neuron did not match all the specifications. Tests to identify the problem source showed that the sodium current blocks, and more specifically the sigmoid cells, did not match. The problematic parameter is then V slope − inactivation , as the exploration algorithm cannot find a corresponding IP. A table summarizes the results: green marks when the IP is identified, red marks otherwise.
To illustrate this, Fig. 13 shows a multilevel simulation of the full ASIC. We test the RS neuron 3 and 5c neuron with transistor level descriptions (schematic view), while the other blocks use behavioral views. The validation criterion is the presence of oscillations with neuromimetic spikes on the membrane voltage of each neuron, which appears clearly on the transient response. The behavioral view realizes a compromise between accuracy and computation time. The simulation of one FS neuron at transistor level takes 14 min 56 s for a simulation stop time of 60 ms; this duration decreases to 3 min 17 s using the behavioral view. Furthermore, this simulation time increases exponentially versus the number of neurons (around 10 h for a simulation of five neurons at transistor level). This design project 1 was complete and was sent to the foundry. This new ASIC named Galway is currently working.
B. Design Project 2
For this second application, the objective is to design one ASIC composed of two neurons. The initial specifications are slightly different from those of Table I ; the specification for V slope − inact for Na conductance is now −23 mV instead of −7.3 mV (both values are biologically realistic). Fig. 12 represents the diagnosis of reuse for this new set of specifications. It indicates that the specifications of the inactivation sigmoid IP of sodium current of a Neuron 1 could not be met during the exploration (presence of the red rectangle in the table). At this step, the designer has localized the issue and our tool includes an aid for redesign. The idea is to create a new IP block by resing an existing one.
First, the database is re-explored for finding the sigmoid IP that is the closest to the required specifications. This can be performed simply and automatically by minimizing the distance defined by (6) .
In the current example, the problem comes from the specification of the V slope parameter. The sizing relation between V slope and the design parameters, which has been expressed previously in (5), can be found in the documentation file of the sigmoid IP.
To adequately resize the IP, we just have to change the value of one design parameter, R. In our case, we changed the value from 30 k to 35 k , which had the consequence to shift the V slope validity domain to include the specification value. The layout view has to be redesigned from the original one. Usually, it just consists of enlarging or reducing the size of resistances or capacitors. Nevertheless, in some cases, it could be more complex and requires the use of automatic layout resizing techniques [25] , [50] . This new IP can now be added to the database. Its design time is almost negligible compared to the first-time design of one IP. Thanks to the documentation view, which expresses the relationships between the design parameters and the performance parameters, resizing just consists of modifying the design parameters.
VIII. Conclusion
Globally, automation of the analog design process is still an open challenge, and reuse methodology is a predominant recommendation of the ITRS. This paper proposed a synthesis of an experience in analog IC design, centered on the notion of IP. Following the presentation of the issue and review of contributions found in the literature, a methodology was explained in detail with a tutorial intention.
In order to develop an analog design flow based on reuse, some preliminary work was necessary; it included a clear definition of the system hierarchy, and the identification of the computation primitives, or IP blocks, at each level of the hierarchy. IP blocks of the lowest level included several transistors and each one was associated with a function. We applied our methodology to the case of neuromimetic ASICs, which design needs can be addressed by our design flow. Furthermore, these devices offered a clear definition of design primitives and system hierarchy.
The starting point of the methodology was an existing library of hard IP blocks and the first question addressed here is: what information must be added to a hard IP to transform it into a firm IP? The proposed answer is: 1) to develop a set of models, adapted to multiple abstraction levels; 2) to formulate the sizing relationships between performance parameters and design parameters; and 3) to characterize to what extent the IP can keep its functionality, when varying the values of performances parameters.
The next point is the implementation of an ASIC design flow centered on a database gathering these IPs. A SQL database, including IP packages and hierarchical links between blocks, has been built that allows the implementation of an automatic top-down exploration. We explained the algorithm used to find an IP corresponding to the desired specifications. The resulting automatic design flow was tested for two plausible ASIC design projects. These examples showed how our web-based platform can assist the designer; it globally accelerated the system design cycle, the designer can quickly see a diagnosis of reuse for his targeted ASIC. In case of total success, the IP packages were immediately retrieved and the designer can perform multilevel simulations of the entire ASIC in a verification phase; in case of partial success, our tool provided an aid to redesign an IP that matched the specifications.
